3-D Topologies for Networks-on-Chip
نویسندگان
چکیده
منابع مشابه
Efficient multicast schemes for 3-D Networks-on-Chip
3-D Networks-on-Chip (NoCs) have been proposed as a potent solution to address both the interconnection and design complexity problems facing future System-on-Chip (SoC) designs. In this paper, two topology-aware multicast routing algorithms, Multicasting XYZ (MXYZ) and Alternative XYZ (AL + XYZ) algorithms in supporting of 3-D NoC are proposed. In essence, MXYZ is a simple dimension order mult...
متن کاملScalable On-Chip Interconnect Topologies
Driven by continuing scaling of Moore’s law, chip multiprocessors and systems-on-a-chip are expected to grow the core count from dozens today to hundreds in the near future. Cost and performance scalability of on-chip interconnect topologies is critical to meeting these demands. In this work, we seek to develop a better understanding of how network topologies scale with regard to cost and perfo...
متن کاملPower-Aware Run-Time Incremental Mapping for 3-D Networks-on-Chip
3-D Networks-on-Chip (NoCs) emerge as a powerful solution to address both the interconnection and design complexity problems facing future Systems-on-Chip (SoCs). Effective run-time application mapping on a 3-D NoC-based Multiprocessor Systems-on-Chip (MPSoC) can be quite challenging, largely due to the fact that the arrival order and task graphs of the target applications are not known a prior...
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملTree-Based 3-D Topology for Network-On-Chip
The increasing demand of numerous applications in consumer electronics has increased the number of computing resources in single chip. In such scenario, application needs many computing resources to build a System-on-Chip (SoC).Therefore, interconnection among Intellectual Property (IP) cores becomes another challenging issue. The performance of the network is measured in terms of throughput. T...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2007
ISSN: 1063-8210
DOI: 10.1109/tvlsi.2007.893649